Quartus simulator timing warnings

I have removed 2 gated clocks and used clock enables instead on the relevant counters. I suspect that some of the problems may be due to using data synchronizing latches and some half period clock-derived pulses. As I have only one clock for the entire circuit, if I make this my global clock, would this improve delay problems? BTW I am using timing analyzer as opposed to classic timing.