Forum Discussion
Altera_Forum
Honored Contributor
10 years agoQuartus Router Congestion
Hello all, I have a Cyclone V A9 device (300k LEs) and a big design that fit it 95% ALM 12% Memory bits 37% DSP. 14% of ALM are unavailable due to LAB input limits and wide-signals conflicts so...
Altera_Forum
Honored Contributor
10 years ago --- Quote Start --- Dividers (fixed point) are always 1/X where X change so no tricks.. --- Quote End --- Maybe consider using newton-raphson dividers (https://en.wikipedia.org/wiki/division_algorithm). This could have those unused multipliers doing useful work.