Quartus Prime Pro Edition 27x 27 multiplier

Hi guys,

I'm new in Quartus. Had the first verilog code tested as below under Agilex device : AGFB014R24A2E2VR0.

module sync_unsigned_27x27mul (out, clk, a, b);
	output [53:0] out;
	input clk;
	input  [26:0] a;
	input  [26:0] b;

	reg	[26:0] 	a_reg;
	reg	[26:0] 	b_reg;
	reg	[53:0]	out;

	wire 	[53:0]	mult_out;
	
	assign mult_out = a_reg * b_reg;

	always@(posedge clk)
	begin
		a_reg <= a;
		b_reg <= b;
		out <= mult_out;
	end
	
endmodule

From the compilation report, it said that I had 54x dedicated logic registers fitted into my logic (another 54x into my DSP block). In my design, I should have total of 108x registers. Would like to know what can/should I do to have the fitter places both of my input and output registers into the DSP blocks without using the logic registers?