Forum Discussion
Beng
New Contributor
New ContributorQuartus Prime Pro Edition 27x 27 multiplier
Hi guys, I'm new in Quartus. Had the first verilog code tested as below under Agilex device : AGFB014R24A2E2VR0. module sync_unsigned_27x27mul (out, clk, a, b);
output [53:0] out;
input clk;
...
SyafieqS
Super Contributor
Super ContributorWe do not receive any response from you to the previous question/reply/answer that I have provided, thus I will put this case to close pending. Please post a response in the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you with your follow-up questions.
