Forum Discussion
Altera_Forum
Honored Contributor
9 years agoYou are correct. The idea is to have completed sections of the FPGA saved in partitions so that they don't need to be fitted every time the configuration is built. If you have a timing sensitive design partition that has already been verified, that verification doesn't need to be redone.