Quartus II time limited .sof file

Hi, when I try to program my FPGA...it appears a advice window about a limited time .sof file generation...as shown in attached image. I'd like to know how I have to behave... Regards