Quartus II Synthesis - System Memory Issues for Large Stratix 10 Design

Hello, I have a Stratix 10 design that is based around an ip core generated using Intel's HLS. The core does some simple floating point operations and by itself uses very few resources (1 DSP, a f...