Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

Quartus ii stuck at Analysis and Synthesis

Hi all! My compilation of the VHDL project is stuck at 40% of Analysis and Synthesis status for more than 10 hours. It just freeze there, no error. The program is still running since the timi...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

Having multiple architectures will not do anything unless you explicitly select them when you instantiate the ram.

But I doubt this is what's causing the long compile time. Have you got any other code you've written yourself?