Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

Quartus II error: ddr2 ALTMEMPHY

Hi everybody, I'm trying to use the ddr2 controller ALTMEMPHY on my Cyclone III ep3c120f780 devboard in QSYS. I generate my sopc and then compile my quartus project with the FPGA top file declar...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

I found the error. Some ports are declared in the qsys example as std_logic_vector(0 donwto 0) you need to define them as std_logic especially for mem_clk of the altmemddr.