Altera_ForumHonored Contributor18 years agoQuartus II Cyclone III DDR Memory problem I am trying to use 32 MB DDR SDRAM in Cyclone III EP3C25F324C8. But when i compile the project, it gives me error saying The DQ group with DQS pin "mem_dqs_to_and_from_the_memddr[0]" has invali...Show More
Recent DiscussionsTiming analysis - long combinational pathQuartusPro 25.3 Crashed after using the Signal Tap Logic AnalyzerDuplicate_hierarchy_depth / duplicate_registerAutomatically added negative node for TDS output doesn't work with Agilex 5Quartus 20.1std compilation fails for Quartus map - Device 10AS057K2F40I1SG