Quartus II beta - WYSIWYG error

Hi I am trying to compile a design in Quarus II 7.2 beta with the following components: - Nios CPU - JTAG - Onchip memory - DDR SDRAM High performance controller - timer I keep ...