Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
18 years ago

Quartus II beta - WYSIWYG error

Hi I am trying to compile a design in Quarus II 7.2 beta with the following components: - Nios CPU - JTAG - Onchip memory - DDR SDRAM High performance controller - timer I keep ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
18 years ago

Are you using 7.2 version beta of all the tools, i.e., (Quartus II, IP Megacore and Nios II) ? Or Quartus II v7.2 beta and rest are v7.1?