Altera_ForumHonored Contributor16 years agoQuartus II 9.0 build 235; Parameter settings problem Hi All, I encountered with a wiered problem. When one of my verilog modules was not sysnthesized as State machine by Quartus, I checked the parameters settings created by Quartus for the State...Show Moremultiple-attachments.zip119 KB
Altera_ForumHonored Contributor16 years agoGot resolved!!! Overwritten parameter settings manually on block diagram. Wishes, Trinath
Recent DiscussionsTiming analysis - long combinational pathQuartusPro 25.3 Crashed after using the Signal Tap Logic AnalyzerDuplicate_hierarchy_depth / duplicate_registerAutomatically added negative node for TDS output doesn't work with Agilex 5Quartus 20.1std compilation fails for Quartus map - Device 10AS057K2F40I1SG