Forum Discussion
No RepliesBe the first to reply
Good daytime everyone!
I need a guide to how to test performance and parasitic parameters of completed device on both levels - on-chip and on-board. Main idea - comparing variations of chip and board topologies to find the best variants. Thanks for any solutions!