Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
18 years ago

Quartus does not recognize bad port declaration

Regarding a given port declaration given like this : ENTITY john_doe IS PORT ( clk : IN STD_LOGIC; reset_n : IN STD_LOGIC; address : OUT STD_LOGIC_VECTOR (31 DOWNTO 0...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
18 years ago

Quartus follows the VHDL standard, which says that a port declaration without a mode defaults to IN.

Josh