Forum Discussion
Altera_Forum
Honored Contributor
15 years ago --- Quote Start --- Hi, anyone got a problem with Quartus II 9.1 which crashes during assembling ? I get following report: Internal Error: Sub-system: ASM, File: /quartus/comp/asm/asm_lab.cpp, Line: 1979 this->jiggle_signal_into_cache(signal) Stack Trace: 0x1ea066: asm_assemble + 0x37dd (comp_asm) 0x1e9579: asm_assemble + 0x2cf0 (comp_asm) 0x1e8511: asm_assemble + 0x1c88 (comp_asm) 0x1e6ce9: asm_assemble + 0x460 (comp_asm) 0xd4e8: qexe_get_command_line + 0x7a8 (comp_qexe) 0xfd58: qexe_process_cmdline_arguments + 0x3f8 (comp_qexe) 0x25056: GEN_PROFILE_BINS::initialize + 0x216 (CCL_GEN) 0xfdee: qexe_standard_main + 0x4e (comp_qexe) Best Regards joel --- Quote End --- I found some information from the hand book of Quartus II.Maybe this can help you. Problem: " An internal error occurs when you use Incremental SignalTap II to tap an output port that is stuck at VCC or GND. Internal Error: Sub-system: AMERGE, File: /quartus/atm/amerge/amerge_incr_tap.c pp, Line: 6076 oterm Stack Trace: 0x19F1C : amerge_mini_merge + 0x16B3C (atm_amerge) End-trace " Solution: " Remove the tap node from your SignalTap II instance. " -----------My Solution------------------ This node does noting for solving my problem.My project is created by Quartus 9.1 and compiled by 9.0.I coped all my *.vhd file out and create a new project by 9.0 and then copied my vhdl file to the new directory and it worked.