Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

Quartus 12. --Analysis and Synthesis Failed- Help Needed

Hello here is a small program that I wrote in VHDL(please see attachment). Synthesis fails in Quartus with the following error. Error[10028]: can't resolve multiple constant drivers for net ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

you should assign to wr_data in one construct but check priority. 

 
wr_data <=  x"00" when state = s1 else
                 x"00" when count_reg = x"00" else
                 x"01" when count_reg = x"01" else
                 x"02" when count_reg = x"02" else
                 x"03" when count_reg = x"03" else
                 x"04" when count_reg = x"04" else
                 x"05" when count_reg = x"05" else
                 x"06" when count_reg = x"06" else
                 x"07" when count_reg = x"07" else
                 x"08" when count_reg = x"08" else
                 x"09" when count_reg = x"09" else
                 x"0A" when count_reg = x"0A" else
                    
                 x"FF";