Forum Discussion

qrive1's avatar
qrive1
Icon for New Contributor rankNew Contributor
6 years ago

Quartus : Master clock could not be derived

I am working on Stratix 10 and Quartus 18.1 pro. Im using a PLL created with the IP 'IOPLL' in order to create a 40MHz clock from a 320MHz clock input from Si5341 ("pll_40"). Normally, I don't ha...