Qsys not generating same files in Simulation folder for VHDL vs Verilog?

So I have wondered what is going on here and it seems there is a bug in the program. I am using Altera Quartus II 15.0 64 bit. I select SRAM/SSRAM controller from the IP catalog. Then I click gene...