Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

Qsys Interconnect - force usage of "response" signal

Hi, the Avalon IP Specification refers to the response[1:0] signal as an optional signal. However there is complete silence in the rest of the document how to activate it. In my case I am using...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

I suspect the bridges do not support response signalling yet so if you put one between a master and slave the response information will get dropped when it hits the bridge. If you were creating your own IP core you would add that signal in component editor just like the other signals like address, writedata, etc...