Forum Discussion
bigcheesefuzz
New Contributor
7 years agoQSYS export a signal and use as a connection
Hello, I'm trying to debug an FPGA / NIOS design at the moment for an intermittent bug, I'd like to bring a number of internal NIOS signals to pins on my FPGA. However when I set a signal (e.g. ...
sstrell
Super Contributor
7 years agoFor other signals, use a pipeline bridge to connect signals internally to the system as well as be able to export them (connect them to slave side of bridge and export from the master side).