Forum Discussion
Altera_Forum
Honored Contributor
14 years agoA fourth option would be to use waitrequest and invert it within your logic that way you don't need to hack up the generated HDL. The Qsys fabric internally uses waitrequest so I'm guessing the bug you are seeing is the inverter in the translation block is missing.