Altera_Forum
Honored Contributor
9 years agoQsys component assignments
I've sucesfully created a custom Qsys component composed of a bunch of VHDL files and a SDC file for timing constraints. Now I would like to also add a number of assignments (set_instance_assignment ...