Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

Qsys and SystemVerilog

Quick question: Does Qsys not yet support SV multidimensional input/output ports for internal modules? I'm trying to construct a new Qsys component that makes use of SV style ports, but receiv...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

I am almost 100% that it doesn't support such feature. Same as VHDL records.