Altera_ForumHonored Contributor12 years agoProgram Counter using VHDL for Altera DE2 Board. Hi guys noob here, first post. I need to design a program counter to satisfy the following schematic. https://www.alteraforum.com/forum/attachment.php?attachmentid=8350 and here is...Show Morepc.jpg72 KB
Altera_ForumHonored Contributor12 years agoHopefully, your instructor will show you have to create a VHDL testbench and use modelsim.
Recent DiscussionsDuplicate_hierarchy_depth / duplicate_registerTiming analysis - long combinational pathAutomatically added negative node for TDS output doesn't work with Agilex 5Quartus 20.1std compilation fails for Quartus map - Device 10AS057K2F40I1SGQuartusPro 25.3 Crashed after using the Signal Tap Logic Analyzer