Altera_ForumHonored Contributor15 years agoProblem with SDRAM and block schematic I have a system with SDRAM controller core to connect to SDRAM chip on DE2 board. I know I will need to connect a PLL to the SDRAM clock signal, however I cannot figure out how to do this from my blo...Show MoreFirst_Nios2_System.jpg687 KB
Altera_ForumHonored Contributor15 years agoHere is the picture of my system -ChaseMy_SDRAM_System.jpg695 KB
Recent DiscussionsTiming analysis - long combinational pathQuartusPro 25.3 Crashed after using the Signal Tap Logic AnalyzerDuplicate_hierarchy_depth / duplicate_registerAutomatically added negative node for TDS output doesn't work with Agilex 5Quartus 20.1std compilation fails for Quartus map - Device 10AS057K2F40I1SG