Problem with Ports in Verilog and Quartus II

First off, I am a newbie and am probably doing something dumb, but I am getting frustrated that I can't figure out what's wrong. I am using Verilog and Quartus II, ver 8. I am working on a des...