Problem with AN351 and VHDL

I am trying to step through the AN351 lab and when I use the Verilog it runs to 2 ms and the transcript window shows "Hello from Nios II!" Now I am trying to use the VHDL test bench, the same steps ...