Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Problem with a design suitable for Altera and Xilinx

I have a design that can be used for an Arria2 or for a Xilinx FPGA. On schematics I have a generic that choose what to generate but I'm having a little big problem. The head of the file, ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Maybe just create 'empty' packages or just containing one constant you can use in assertions in other design files.