problem VHDL help in code please

--- Quote Start ---

how to convert this vhdl code to verilog,please help me...

signal state1:main1:=(x"38",x"06",x"01",x"0c",x"80");

--- Quote End ---

I suggest you start your own thread rather than trying to hijack someone else's