Altera_ForumHonored Contributor16 years agoProblem rebuilding source with new Quartus II Hello, I recently inherited a project board which has a Stratix II EP2S30F672 FPGA which is booted from an EPC4QC100. Project originally compiled under quartus vers 7. Now when the project is co...Show More
Altera_ForumHonored Contributor16 years agoHave you tried JTAGing the .sof file directly to the fpga?
Recent DiscussionsFree Licence for Max+PlusIIMAX10 ADC - getting it to simulate in ModelsimFailed to run ip-setup-simulation:Compile option not saved (reversed to default)How to fix Error(23782): Failed to find an expected report