Altera_Forum
Honored Contributor
14 years agoproblem on set_output_delay
Hi ,everyone: I use FPGA to send data DM642 via source-synchronous interface. DM642 uses built-in VPFE module to capture the output from FPGA. The datasheet of DM642 shows that the minimum setu...