Problem in VHDL

I'm trying to use variables in a LOOP to initialize all elements of a matrix, but i have a small problem. Warning (10027): Verilog HDL or VHDL warning at the main.vhd(398): index expression is ...