Problem during synthesization

I tried to synthesize my design in Quartus II version 8.0. During the synthesization, the error is: Error (10394): VHDL error at zpu_core.vhd(874): left bound of range must be a constant W...