Altera_ForumHonored Contributor12 years agoproblem (?) using shared variables Hi, I need your kind opinion. Please, anyone explain me why the following code is not running. VHDL code (sel-explainable) ------------------------------------------------------ en...Show Moresim.jpg75 KB
Altera_ForumHonored Contributor12 years agoIts not really an opinion, its a fact. Hence why its not working.
Recent DiscussionsRegarding the issue of UFM not startingram retimingReset Release IP for Agilex needs Stratix 10 device files installed!Licensing ‘Know-How’ GuideTiming analysis - long combinational path