Forum Discussion
Altera_Forum
Honored Contributor
9 years agoThanks for replying. I was hoping to actually supply signal activity but I'm struggling in generating vcd files via OpenCL. Doesn't seem to be any easy way to do this. The verilog generated isn't to amenable to simulation in modelsim