Post Synthesis simulation fails, problem with RTL?

Hi Tricky, yes I am using the traditional two process state machine. I did not post the whole code for brevity.

these are the only states that activate the increment process with the "increment" and "inc_reset" signals.

increment is actively controlled in all states, unless you are seeing something above that I am not.

No latches are inferred during the synthesis process.