Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
8 years ago

Post Synthesis simulation fails, problem with RTL?

Hello all, I have a relatively simple state machine that works just fine for functional pre-synthesis simulation in Modelsim. However, after running Quartus synthesis and fitter and extracting the...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
8 years ago

You didnt post the whole code, so I have to assume you're using a 2 process state machine style?

increment appears to not be set in all states, so a latch will be created. Latches can have timing problems in hardware - so it is recommended that you avoid them.