Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Possible compilation error of nested if statements in VHDL

Hello! Is there any implicit difference between nested "if" statements in the process block under "'event" and single "if" utilizing "and product"? For some unknown (to me) reason the commented ...