Forum Discussion
Altera_Forum
Honored Contributor
8 years agoNot sure why you're doing all this manual logic gate instantiation (just create a behavioral description of the adder instead of manually connecting all these logic gates), but I think there is a gate primitive named and2. The name of the output of a gate primitive would be out, not out1, so maybe that's why you're getting the error.