Forum Discussion
Altera_Forum
Honored Contributor
15 years agoNope, I never found it useful. I wrote myself a simple tool which translates the port section of any VHDL entity to a pro-forma test bench. It reduces the time and mental barrier of creating a proper test bench for ModelSim