Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

PLL clock question

Hi all, I am working on a design using a Cyclone III EP3C25 FPGA, I am having some issues with timing closure and I am trying to understand the information Quartus is reporting. First of a...