Forum Discussion

QRobi's avatar
QRobi
Icon for New Contributor rankNew Contributor
6 years ago

Please Help!!!! I am receiving the error "error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 6 us". My code is as given below . I am trying to make ALU multiplier.

module mrl(a,b,res,rs); input [3:0]a; input [3:0]b; output [5:0]res; output rs; reg overflow; reg [2:0]r; reg [1:0]sum; reg [2:0]cb; reg [1:0]carry; integer ii; always @(a[1] || a[2] || a[...
Vicky1's avatar
Vicky1
Icon for Regular Contributor rankRegular Contributor
6 years ago

Hi,

By error it seems that your simulator stuck in an infinite loop, it might be because of forever loop or there are number of processes triggering to each other without reaching to it`s stability.

check (or provide) testbench with delay statement for ending simulation at particular interval.

Regards,

Vicky