Platform designer generates faulty interconnect addressing unless I use Assign Base Addresses. I don't want to use it since Addresses changes for every change in the design.

Hi, I use Quartus Prime 17.1 Standard Edition. Currently, I work on a project with arria10SoC FPGA. In the project, I use Platform designer to connect some custom blocks to HPS via LWB. There are ...