AswinkrishnanOccasional Contributor3 years agoPlatform designer Avalon Communication Hi I am trying to generate a simple system which consists of an Avalon MM master BFM and an Avalon memory mapped slave. My avalon slave consists of two components, having an interface to the other ...Show More
Recent DiscussionsQuartus crashes on long carry chain in Agilex 5 FPGAsQuesta FPGA Starter Edition: Fatal WLF Error when restarting simSolvedMinimum pulse width violation on EMIF-HPSQuartus did not startA5EG013BB18A OPN is visible in Quartus but not listed in Program File Generator