Altera_ForumHonored Contributor16 years agopin planner error:can't place PLL Hi all, I have a problem about pin planner when i use quartusii, it shows :can't place PLL"CLOCK:inst9|altpll_component|CLOCK_altpll:auto_generated|pll1"--I/Opin LVDS_CLK(port type INCLK of the PL...Show More
Altera_ForumHonored Contributor16 years agoThanks! I changed a diffio pair to that pin, compilation passed! thanks!
Recent DiscussionsFree Licence for Max+PlusIIMAX10 ADC - getting it to simulate in ModelsimFailed to run ip-setup-simulation:Compile option not saved (reversed to default)How to fix Error(23782): Failed to find an expected report