Altera_Forum
Honored Contributor
17 years agophase alignment in SERDES
I'm using Cyclone III altlvds_tx and I have a problem about setting phase alignment of 'tx_outclock' with respect to 'tx_out'. There is 4 channels and the deserializtion factor is 7. I expect the ...