PCIe hard IP BAR to On-chip memory addressing

using Cyclone IV hard ip and On-chip memory 32B mapped to 0x-0x1F BAR0 mapped to 0xA1200000-0xA0001F Reading BAR0 at offset 0 should have access first byte of On-chip memory? Reading 0xff instea...