Passing array as a port via hw.tcl file

Hello, System Verilog supports using array as a port. We are creating our own component which uses System Verilog. That component is going to be used in Qsys. So, we will need to use hw.tcl fil...