Pass-through logic has been added

Hi, I'm trying to infer a RAM using the following VHDL: SIGNAL sarray : ramtype; -- ramtype is an array of std_ulogic_vectors PROCESS (clk) BEGIN IF (clk'event AND clk = '1')...